develops versatile building block entities that can be readily designed into
target applications with minimal engineering effort. These blocks assume
various forms from standards based hardware subassemblies, to synthesizeable
VHDL cores targetable to FPGA and ASIC implementation, to “C” coded
algorithms targetable to micro-code DSPs and high speed processors.